39. Device electronic signature

The device electronic signature is stored in the System memory area of the flash memory module, and can be read using the debug interface or by the CPU. It contains factory-programmed identification and calibration data that allow the user firmware or other external devices to automatically match to the characteristics of the STM32U0 series microcontroller.

39.1 Unique device ID register (96 bits)

The unique device identifier is ideally suited:

The 96-bit unique device identifier provides a reference number which is unique for any device and in any context. These bits cannot be altered by the user.

Base address: 0x1FFF 6E50 (STM32U073/83xx), 0x1FFF 3E50 (STM32U031xx)

Address offset: 0x00

Reset value: 0xXXXX XXXX (where X is factory-programmed)

31302928272625242322212019181716
UID[31:16]
rrrrrrrrrrrrrrrr
1514131211109876543210
UID[15:0]
rrrrrrrrrrrrrrrr

Bits 31:0 UID[31:0] : X and Y coordinates on the wafer expressed in BCD format

Address offset: 0x04

Reset value: 0xXXXX XXXX (where X is factory-programmed)

31302928272625242322212019181716
UID[63:48]
rrrrrrrrrrrrrrrr
1514131211109876543210
UID[47:32]
rrrrrrrrrrrrrrrr

Bits 31:8 UID[63:40]: LOT_NUM[23:0]

Lot number (ASCII encoded)

Bits 7:0 UID[39:32]: WAF_NUM[7:0]

Wafer number (8-bit unsigned number)

Address offset: 0x08

Reset value: 0xXXXX XXXX where X is factory-programmed

31302928272625242322212019181716
UID[95:80]
rrrrrrrrrrrrrrrr
1514131211109876543210
UID[79:64]
rrrrrrrrrrrrrrrr

Bits 31:0 UID[95:64]: LOT_NUM[55:24]

Lot number (ASCII encoded)

39.2 Flash memory size data register

Base address: 0x1FFF 6EA0 (STM32U073/83xx), 0x1FFF 3EA0 (STM32U031xx)

Address offset: 0x00

Reset value: 0xXXXX where X is factory-programmed

1514131211109876543210
FLASH_SIZE
rrrrrrrrrrrrrrrr

Bits 15:0 FLASH_SIZE[15:0] : Flash memory size

This bitfield indicates the size of the device flash memory expressed in Kbytes.

As an example, 0x040 corresponds to 64 Kbytes.

39.3 Package data register

Base address: 0x1FFF 6D00 (STM32U073/83xx), 0x1FFF 3D00 (STM32U031xx)

Address offset: 0x00

Reset value: 0xXXXX where X is factory-programmed

1514131211109876543210
Res.Res.Res.Res.Res.Res.Res.Res.Res.Res.Res.Res.PKG[3:0]
rrrr

Bits 15:4 Reserved

Bits 3:0 PKG[3:0] : Package type

Condition: STM32U031xx

0000 : Reserved

0001 : UFQFPN32

0011 : UFQFPN48

0100 : LQFP48

0101 : LQFP64

0110 : BGA64

1001 : TSSOP20

1010 : WLCSP29

1011 : LQFP32

Others: Reserved

Condition: STM32U0x3xx

0000 : Reserved

0001 : UFQFPN32

0010 : WLCSP42

0011 : UFQFPN48

0100 : LQFP48

0101 : LQFP64

0110 : BGA64

0111 : LQFP80

1000 : BGA81

Others : Reserved

Appendix A OEM key CRC calculation source code

Below is the source code that can be used to compare the result of the CRC computation performed on the loaded OEM1/2 keys (option byte loading or programming of new keys), with the CRC values of the OEM1/2 keys available in the OEM1KEYCRC/OEM2KEYCRC bitfields of the FLASH_OEMKEYSR register.

uint8_t getCRC(uint32_t * keyin)
{
    const uint8_t CRC7_POLY = 0x7;
    const uint32_t key_strobe[4] = {0xAA55AA55, 0x3, 0x18, 0xC0};
    uint8_t i, j, k, crc = 0x0;
    uint32_t keyval;

    for (j = 0; j < 4; j++)
    {
        keyval = *(keyin+j);
        if (j == 0)
        {
            keyval ^= key_strobe[0];
        } else
        {
            keyval ^= (key_strobe[j] << 24) | (crc << 16) | (key_strobe[j] << 8) |
            crc;
        }
        for (i = 0, crc = 0; i < 32; i++)
        {
            k = (((crc >> 7) ^ (keyval >> (31-i))&0xF)) & 1;
            crc <<= 1;
            if (k)
            {
                crc ^= CRC7_POLY;
            }
        }
        crc ^= 0x55;
    }
    return crc;
}

Important security notice

The STMicroelectronics group of companies (ST) places a high value on product security, which is why the ST product(s) identified in this documentation may be certified by various security certification bodies and/or may implement our own security measures as set forth herein. However, no level of security certification and/or built-in security measures can guarantee that ST products are resistant to all forms of attacks. As such, it is the responsibility of each of ST's customers to determine if the level of security provided in an ST product meets the customer needs both in relation to the ST product alone, as well as when combined with other components and/or software for the customer end product or application. In particular, take note that:

Revision history

Table 261. Document revision history

DateRevisionChanges
14-Mar-20241Initial release.
26-Mar-20242Added Section 26: General-purpose timers (TIM15/TIM16) .
Section 34: Universal synchronous/asynchronous receiver transmitter (USART/UART) : Removed Table USART interconnection (USART1/2/3/4 and LPUART1/2/3) .
24-Jun-20253Section 1: Documentation conventions
Section 1.3: Register reset value : added marking of undefined and unmodified reset values.

Section 2: Memory and bus architecture
Section 2.2.2: Memory map and register boundary addresses : added I2C4 in Table 4: STM32U0 series peripheral register boundary addresses , and updated Section 2.5: Boot configuration .

Section 3: Embedded flash memory (FLASH)
Updated Section 3.3.1: Flash memory organization .
Suppressed Section FLASH empty check .
Updated Section : Fast programming .
Table 13: Organization of option bytes : updated FLASH_OPTR.
Updated Section 3.5.1: FLASH read protection (RDP) and Section 3.5.6: Forcing boot from main flash memory .
Updated EMPTY and LATENCY bits in FLASH access control register (FLASH_ACR) .
Updated CFGBSY and MISSERR in FLASH status register (FLASH_SR) .
Updated FLASH control register (FLASH_CR) introduction.
FLASH option register (FLASH_OPTR) : updated NRST_MODE[1:0], BKPSRAM_HW_ERASE_DISABLE, BDRST, and BOR_LEV[1:0] bitfields, added BOR_EN bit.

Section 4: Power control (PWR) :
Added V CORE description in Section 4.1: Power supplies .
Updated VBAT decoupling when no external battery is used in Section 4.1.4: Battery backup domain .
Updated Table 22: Functionalities depending on the working mode .
Moved Section : Peripheral clock gating and Section : Debug mode to Section 4.3: Low-power modes ; modified Section : Peripheral clock gating .
Updated Section 4.3.2: Low-power run mode (LP run) and Section 4.3.3: Low-power modes , and Section 4.3.10: Shutdown mode .
Power control register 1 (PWR_CR1) : updated FDP_LPRUN bit description.
Power control register 2 (PWR_CR2) : updated note on bitfield availability depending on products.
Updated Power status register 1 (PWR_SR1) and Power status register 2 (PWR_SR2) .

Table 261. Document revision history (continued)

DateRevisionChanges
24-Jun-20253
(continued)

Section 5: Reset and clock control (RCC)
Replaced HSISYS by HSI in the whole document.
Updated
Updated Section 5.1.1: Power reset and Section 5.1.2: System reset .
Updated Figure 11: Clock tree , Section 5.2.14: Timer clock , Section 5.2.4: MSI clock , Section 5.2.6: LSE clock , Section 5.2.8: System clock (SYSCLK) selection , Section 5.2.10: Clock security system (CSS) , and Section 5.2.11: Clock security system for LSE clock (LSECSS) .
Updated Section : MCO and MCO2 , Section : LSCO , and Section 5.2.17: Internal/external clock measurement with TIM16 .
Moved all the notes on register bitfield availability depending on peripherals to the bitfield descriptions.
Updated SW[2:0] bitfield description in Clock configuration register (RCC_CFGR) .
Updated PLLR and PLLQ bit description in PLL configuration register (RCC_PLLCFGR) .
Updated MSIRDYF, LSERDYF, and LSIRDYF bit description in Clock interrupt flag register (RCC_CIFR) .
Updated AHB peripheral clock enable register (RCC_AHBENR) , APB peripheral clock enable register 2(RCC_APBENR2) , and APB peripheral clock enable in Sleep/Stop mode register 2 (RCC_APBSMENR2) .
Updated APB peripheral clock enable register 1 (RCC_APBENR1) and APB peripheral clock enable in Sleep/Stop mode register 1 (RCC_APBSMENR1) reset value and introduction.
Updated AHB peripheral clock enable in Sleep mode register (RCC_AHBSMENR) .
Updated LSESYSEN and LSECSSD descriptions in RTC domain control register (RCC_BDCR) .
Updated PINRSTF description in Control/status register (RCC_CSR) .

Section 6: Clock recovery system (CRS)
Updated Section 6.1: CRS introduction , Section 6.2: CRS main features , and Figure 14: CRS block diagram .
Moved Table 35: CRS internal input/output signals to Section 6.4.2: CRS internal signals and content updated.
Updated Section 6.4.3: Synchronization input , and SYNCSRC[1:0] description in CRS configuration register (CRS_CFGR) .

Section 7: General-purpose I/Os (GPIO)
Updated Section 7.2: GPIO main features .
Added note on Cortex-M0+ EVENTOUT in Section 7.3.2: I/O pin alternate function multiplexer and mapping .
Added Section 7.3.4: I/O port state in low-power modes and Section 7.3.17: Reset pin (PF2-NRST) in GPIO mode .

Section 8: System configuration controller (SYSCFG)
Added IR_MOD[1:0] bitfield to SYSCFG configuration register 1 (SYSCFG_CFGR1) .

Section 10: DMA request multiplexer (DMAMUX)
Section 10.3.2: DMAMUX mapping : added information on DMAMUX1 and DMA1/2 channel connection.

Table 261. Document revision history (continued)

DateRevisionChanges
24-Jun-20253
(continued)

Section 11: Nested vectored interrupt controller (NVIC)
Updated definitions of vector 0, 1, 12 and 17 in Table 55: Vector table .

Section 12: Extended interrupt and event controller (EXTI)
Added bitfields for port E in EXTI external interrupt selection register x (EXTI_EXTICRx) , and updated register introduction.

Section 14: Analog-to-digital converter (ADC)
Replaced all occurrences of ADC_CLK by f ADC , and ADC_CLK domain by analog clock domain.
Updated Section 14.4.3: Calibration (ADCAL) .
Updated Figure 34: Enabling/disabling the ADC .
Added note 2 below Figure 35: ADC clock scheme .
Updated caution note in Section 14.4.5: ADC clock (CKMODE, PRESC[3:0]) .
Updated Figure 37: Analog-to-digital conversion time , and added note on digital and analog clock synchronization below figure. Renamed t LATENCY into t LATR in Figure 38: ADC conversion timings .
Added note concerning Stop mode entry in Section 14.10: Temperature sensor and internal reference voltage .
Updated note related to ADEN bit setting in ADC control register (ADC_CR) .
Updated OVSR[2:0] of ADC configuration register 2 (ADC_CFGR2) to add note related to OVSS[3:0].
Updated VREFEN and TSEN bit descriptions in ADC common configuration register (ADC_CCR) .

Section 15: Digital-to-analog converter (DAC)
Updated user trimming calibration procedure in Section 15.4.12: DAC channel buffer calibration .
Updated WAVE1[1:0] bitfield description in DAC control register (DAC_CR) .

Section 17: Comparator (COMP)
Updated Section 17.1: Introduction to specify the COMP2 is only available on STM32U073/83xx devices.

Section 19: Liquid crystal display controller (LCD)
Updated Section 19.3.1: General description .
Added Section : Remapping capability for small packages and Section : Summary of COM and SEG functions versus duty and remap .

Section 21: True random number generator (RNG)
Updated Section : Noise source error detection .
Updated RNG noise source control register (RNG_NSCR) .

Section 22: AES hardware accelerator (AES)
In the whole section, renamed AES_ICR register into AES_CR.

Table 261. Document revision history (continued)

DateRevisionChanges
24-Jun-20253
(continued)

Section 27: Low-power timer (LPTIM)
Updated Section 27.3: LPTIM implementation .
Split Figure 276: LPTIM2 block diagram (1) and Figure 277: LPTIM1/3 block diagram (1) .
Updated Table 147: LPTIM1/2/3 internal signals to Table 154: LPTIM1/2/3 input capture 2 connections .
Updated Section 27.4.14: Timer counter reset .

Added Section 28: Infrared interface (IRTIM)

Section 29: Independent watchdog (IWDG)
Updated Section 29.4.1: IWDG block diagram , Section : Configuring the IWDG when the window option is disabled , Section : Updating the window comparator , Section : Changing the early wake-up comparator value .
Updated IWDG status register (IWDG_SR) .

Section 31: Real-time clock (RTC)
Updated Table 172: RTC interconnection .
Removed note related to TAMPALRM in Section : TAMPALRM output .

Section 32: Tamper and backup registers (TAMP)
Updated Section : TAMPALRM output , Section 32.3.2: TAMP pins and internal signals , and Section : Timestamp on tamper event .
Added Figure 302: Tamper sampling with precharge pulse , and Figure 303: Low level detection with precharge and filtering .

Section 33: Inter-integrated circuit interface (I2C)
Replaced all occurrences of slave/master by target/controller.

Section 34: Universal synchronous/asynchronous receiver transmitter (USART/UART)
Updated Section 34.5.5: USART FIFOs and thresholds , Figure 331: Start bit detection when oversampling by 16 or 8 , Section 34.5.19: USART IrDA SIR ENDEC block , Section : Transmission using DMA , Section : Reception using DMA , Section : RS485 driver enable .
Table 208: USART interrupt requests : added note to the transmit FIFO threshold reached event interrupt clear method.
Updated description of the TE bit of the USART control register 1 (USART_CR1) and USART control register 1 [alternate] (USART_CR1)
Updated description of the TXFT and RXFT bits of the USART interrupt and status register (USART_ISR) .

Table 261. Document revision history (continued)

DateRevisionChanges
24-Jun-20253
(continued)
Section 35: Low-power universal asynchronous receiver transmitter (LPUART)
Removed introductory sentence.
Updated Section 35.4.5: LPUART FIFOs and thresholds , Section 35.4.8: LPUART baud rate generation , Section : Transmission using DMA and Section : Reception using DMA .
Removed table Error calculation for programmed baud rates at \( f_{CK} = 100 \) MHz .
Replaced \( f_{ck} \) by lpuart_ker_ck_pres in and Section : RS485 driver enable and in LPUART baud rate register (LPUART_BRR) description.
Updated description of the TE bit of the LPUART control register 1 (LPUART_CR1) and LPUART control register 1 [alternate] (LPUART_CR1) .
Updated description of the TXFT and RXFT bits of the LPUART interrupt and status register (LPUART_ISR) .
02-Jul-20254Updated document bookmarks.

Index

A

ADC_AWD1TR377
ADC_AWD2CR381
ADC_AWD2TR377
ADC_AWD3CR382
ADC_AWD3TR380
ADC_CALFACT382
ADC_CCR383
ADC_CFGR1371
ADC_CFGR2374
ADC_CHSELR377-378
ADC_CR369
ADC_DR381
ADC_IER367
ADC_ISR366
ADC_SMPR376
AES_CR541
AES_DINR544
AES_DOUTR545
AES_IVR0547
AES_IVR1548
AES_IVR2548
AES_IVR3548
AES_KEYR0546
AES_KEYR1546
AES_KEYR2547
AES_KEYR3547
AES_KEYR4549
AES_KEYR5549
AES_KEYR6549
AES_KEYR7550
AES_SR543
AES_SUSPxR550
AP0_CSW1261
AP1_CSW1260
APx_BASE1263
APx_BDn1263
APx_DRW1262
APx_IDR1264
APx_TAR1262

B

BPU_CIDR01294
BPU_CIDR11294
BPU_CIDR21295
BPU_CIDR31295
BPU_COMPx1291
BPU_CTRL1291
BPU_PIDR01292
BPU_PIDR11293
BPU_PIDR21293
BPU_PIDR31294
BPU_PIDR41292

C

C1ROM_CIDR31272, 1277, 1282
COMP1_CSR421
COMP2_CSR422
CPURROM_CIDR01280
CPURROM_CIDR11281
CPURROM_CIDR21281
CPURROM_CIDR31281
CPURROM_MEMTYPE1278
CPURROM_PIDR01279
CPURROM_PIDR11279
CPURROM_PIDR21279
CPURROM_PIDR31280
CPURROM_PIDR41278
CRC_CR324
CRC_DR323
CRC_IDR323
CRC_INIT325
CRC_POL325
CRS_CFGR220
CRS_CR219
CRS_ICR223
CRS_ISR221

D

DAC_CCR406
DAC_CR401
DAC_DHR12L1404
DAC_DHR12R1403
DAC_DHR8R1404
DAC_DOR1405
DAC_MCR406
DAC_SHHR407
DAC_SHRR408
DAC_SHSR1407
DAC_SR405
DAC_SWTRGR403
DBGMCU_APB1FZR1306
DBGMCU_APB2FZR1308
DBGMCU_CIDR01313
DBGMCU_CIDR11313
DBGMCU_CIDR21314
DBGMCU_CIDR31314
DBGMCU_CR1305
DBGMCU_DBG_AUTH_DEVICE1310
DBGMCU_DBG_AUTH_HOST1309
DBGMCU_IDCODE1305
DBGMCU_PIDR01311
DBGMCU_PIDR11311
DBGMCU_PIDR21312
DBGMCU_PIDR31312
DBGMCU_PIDR41310
DBGMCU_SR1309
DMA_CCRx279
DMA_CMARx283
DMA_CNDTRx281
DMA_CPARx282
DMA_IFCR277
DMA_ISR275
DMAMUX_CFR297
DMAMUX_CSR297
DMAMUX_CxCR296
DMAMUX_RGCFR299
DMAMUX_RGS299
DMAMUX_RGxCR298
DP_ABORT1252
DP_CTRLSTAT1253
DP_DLCR1254
DP_DLPIDR1255
DP_PIDR1251
DP_RDBUFF1256
DP_RESEND1255
DP_SELECT1256
DP_TARGETID1254
DWT_CIDR01287
DWT_CIDR11288
DWT_CIDR21288
DWT_CIDR31288
DWT_COMPx1284
DWT_CTRL1283
DWT_FUNCTIONx1285
DWT_MASKx1284
DWT_PCSR1284
DWT_PIDR01286
DWT_PIDR11286
DWT_PIDR21286
DWT_PIDR31287
DWT_PIDR41285
E
EXTI_EMR1316
EXTI_EMR2317
EXTI_EXTICRx315
EXTI_FPR1314
EXTI_FTSR1313
EXTI_IMR1316
EXTI_IMR2317
EXTI_RPR1314
EXTI_RTSR1312
EXTI_SWIER1313
F
FLASH_ACR86
FLASH_CR90
FLASH_ECCR92
FLASH_HDPCR100
FLASH_HDPEXTR101
FLASH_KEYR87
FLASH_OEM1KEYR197
FLASH_OEM1KEYR297
FLASH_OEM1KEYR397
FLASH_OEM1KEYR498
FLASH_OEM2KEYR198
FLASH_OEM2KEYR299
FLASH_OEM2KEYR399
FLASH_OEM2KEYR499
FLASH_OEMKEYSR100
FLASH_OPTKEYR87
FLASH_OPTR93
FLASH_SECR96
FLASH_SR88
FLASH_WRP1AR95
FLASH_WRP1BR95
G
GPIOx_AFRH240
GPIOx_AFRL239
GPIOx_BRR241
GPIOx_BSRR237
GPIOx_IDR237
GPIOx_LCKR238
GPIOx_MODER235
GPIOx_ODR237
GPIOx_OSPEEDR236
GPIOx_OTYPER235
GPIOx_PUPDR236
I
I2C_CR11004
I2C_CR21006
I2C_ICR1013
I2C_ISR1011
I2C_OAR11008
I2C_OAR21009
I2C_RXDR1013
I2C_TIMINGR1010
I2C_TXDR1014
IWDG_EWCR895
IWDG_KR892
IWDG_PR892
IWDG_RLR893
IWDG_SR893
IWDG_WINR895

L

LCD_CLR460
LCD_CR456
LCD_FCR457
LCD_RAMx461-462
LCD_SR459
LPTIM_ARR869
LPTIM_CCMR1871
LPTIM_CCMR2874
LPTIM_CCR1868
LPTIM_CCR2876
LPTIM_CCR3877
LPTIM_CCR4878
LPTIM_CFGR864
LPTIM_CFGR2869
LPTIM_CNT869
LPTIM_CR867
LPTIM_RCR871
LPTIMx_DIER860, 862
LPTIMx_ICR857, 859
LPTIMx_ISR852, 854
LPUART_BRR1149
LPUART_CR11136, 1139
LPUART_CR21142
LPUART_CR31144, 1147
LPUART_ICR1158
LPUART_ISR1150, 1155
LPUART_PRESC1160
LPUART_RDR1159
LPUART_RQR1149
LPUART_TDR1159

M

MCUROM_CIDR01275
MCUROM_CIDR11276
MCUROM_CIDR21276
MCUROM_CIDR31276
MCUROM_MEMTYPER1273
MCUROM_PIDR01274
MCUROM_PIDR11274
MCUROM_PIDR21274
MCUROM_PIDR31275
MCUROM_PIDR41273

O

OPAMP1_CSR434
OPAMP1_LPOTR435
OPAMP1_OTR435

P

PWR_CR1132
PWR_CR2133
PWR_CR3134
PWR_CR4136
PWR_PDCRA141
PWR_PDCRB143
PWR_PDCRC144
PWR_PDCRD145
PWR_PDCRE146
PWR_PDCRF147
PWR_PUCRA141
PWR_PUCRB142
PWR_PUCRC143
PWR_PUCRD144
PWR_PUCRE145
PWR_PUCRF147
PWR_SCR140
PWR_SR1137
PWR_SR2138

R

RCC_AHBENR189
RCC_AHBSTR182
RCC_AHBSMENR196
RCC_APBENR1192
RCC_APBENR2195
RCC_APBSTR1185
RCC_APBSTR2188
RCC_APBMSMENR1198
RCC_APBMSMENR2202
RCC_BDCR205
RCC_CCIPR203
RCC_CFGR173
RCC_CICR181
RCC_CIER178
RCC_CIFR180
RCC_CR169
RCC_CRRCR209
RCC_CSR207SYSCFG_ITLINE0249
RCC_DBGCFGR191SYSCFG_ITLINE1249
RCC_ICSCR172SYSCFG_ITLINE10253
RCC_IOPENR190SYSCFG_ITLINE11254
RCC_IOPRSTR184SYSCFG_ITLINE12254
RCC_IOPSMENR197SYSCFG_ITLINE13255
RCC_PLLCFGR176SYSCFG_ITLINE14255
RNG_CR498SYSCFG_ITLINE15256
RNG_DR501SYSCFG_ITLINE16256
RNG_HTCR502SYSCFG_ITLINE17256
RNG_NSCR502SYSCFG_ITLINE18257
RNG_SR500SYSCFG_ITLINE19257
RTC_ALRABINR944SYSCFG_ITLINE2250
RTC_ALRBBINR944SYSCFG_ITLINE20257
RTC_ALRMAR937SYSCFG_ITLINE21258
RTC_ALRMASSR938SYSCFG_ITLINE22258
RTC_ALRMBR939SYSCFG_ITLINE23258
RTC_ALRMBSSR940SYSCFG_ITLINE24259
RTC_CALR933SYSCFG_ITLINE25259
RTC_CR929SYSCFG_ITLINE26259
RTC_DR925SYSCFG_ITLINE27260
RTC_ICSR926SYSCFG_ITLINE28260
RTC_MISR942SYSCFG_ITLINE29261
RTC_PRER928SYSCFG_ITLINE3250
RTC_SCR943SYSCFG_ITLINE30261
RTC_SHIFTTR934SYSCFG_ITLINE31261
RTC_SR941SYSCFG_ITLINE4251
RTC_SSR926SYSCFG_ITLINE5251
RTC_TR924SYSCFG_ITLINE6251
RTC_TSDR936SYSCFG_ITLINE7252
RTC_TSSSR936SYSCFG_ITLINE8252
RTC_TSTR935SYSCFG_ITLINE9253
RTC_WPR933SYSCFG_SCSR247
RTC_WUTR929SYSCFG_SKR248
SYSCFG_TSCCR248
SSYROM_CIDR01270
SCS_DCRDR1301SYROM_CIDR11271
SCS_DCRSR1300SYROM_CIDR21271
SCS_DEMCR1302SYROM_CIDR31271
SCS_DFSR1297SYROM_MEMTYPER1268
SCS_DHCSR1298-1299SYROM_PIDR01269
SCS_SHCSR1297SYROM_PIDR11269
SPIx_CR11189SYROM_PIDR21269
SPIx_CR21191SYROM_PIDR31270
SPIx_CRCPR1195SYROM_PIDR41268
SPIx_DR1194
SPIx_RXCRCR1195T
SPIx_SR1193TAMP_BKPxR966
SPIx_TXCRCR1195TAMP_CR1955
SYSCFG_CFGR1243TAMP_CR2957
SYSCFG_CFGR2246TAMP_CR3959
TAMP_FLTCR960TIM16_ARR817
TAMP_IER961TIM16_BDTR819
TAMP_MISR963TIM16_CCER814
TAMP_SCR965TIM16_CCMR1811-812
TAMP_SR962TIM16_CCR1818
TIM1_AF1647TIM16_CNT816
TIM1_AF2648TIM16_CR1806
TIM1_ARR635TIM16_CR2807
TIM1_BDTR638TIM16_DCR822
TIM1_CCER631TIM16_DIER808
TIM1_CCMR1625-626TIM16_DMAR822
TIM1_CCMR2629-630TIM16_EGR810
TIM1_CCMR3644TIM16_PSC817
TIM1_CCR1636TIM16_RCR818
TIM1_CCR2637TIM16_SR809
TIM1_CCR3637TIM16_TISEL824
TIM1_CCR4638TIM2_AF1722
TIM1_CCR5645TIM2_OR1721
TIM1_CCR6646TIM2_TISEL723
TIM1_CNT635TIM3_AF1722
TIM1_CR1614TIM3_OR1721
TIM1_CR2615TIM3_TISEL723
TIM1_DCR642TIMx_ARR718, 739
TIM1_DIER620TIMx_CCER715
TIM1_DMAR643TIMx_CCMR1709, 711
TIM1_EGR624TIMx_CCMR2713-714
TIM1_OR1644TIMx_CCR1718
TIM1_PSC635TIMx_CCR2718
TIM1_RCR636TIMx_CCR3719
TIM1_SMCR618TIMx_CCR4719
TIM1_SR622TIMx_CNT716-717, 738
TIM1_TISEL650TIMx_CR1699, 735
TIM15_AF1802TIMx_CR2700, 737
TIM15_ARR796TIMx_DCR720
TIM15_BDTR798TIMx_DIER705, 737
TIM15_CCER793TIMx_DMAR721
TIM15_CCMR1789-790TIMx_EGR708, 738
TIM15_CCR1797TIMx_PSC717, 739
TIM15_CCR2798TIMx_SMCR702
TIM15_CNT796TIMx_SR706, 738
TIM15_CR1781TSC_CR477
TIM15_CR2782TSC_ICR481
TIM15_DCR801TSC_IER480
TIM15_DIER785TSC_IOASCR482
TIM15_DMAR801TSC_IOCCR483
TIM15_EGR788TSC_IOGCSR484
TIM15_PSC796TSC_IOGxCR484
TIM15_RCR797TSC_IOHCR482
TIM15_SMCR784TSC_IOSCR483
TIM15_SR786TSC_ISR481
TIM15_TISEL803
TIM16_AF1823
U
USART_BRR .....1087
USART_CR1 .....1068, 1072
USART_CR2 .....1075
USART_CR3 .....1079, 1083
USART_GTPR .....1087
USART_ICR .....1101
USART_ISR .....1090, 1096
USART_PRESC .....1103
USART_RDR .....1102
USART_RQR .....1089
USART_RTOR .....1088
USART_TDR .....1103
USB_BCDR .....1229
USB_CHEP_RXTXBD_n .....1243-1244
USB_CHEP_TXRXBD_n .....1241
USB_CHEPnR .....1230
USB_CNTR .....1220
USB_DADDR .....1227
USB_FNR .....1227
USB_ISTR .....1223
USB_LPMCSR .....1228
V
VREFBUF_CCR .....413
VREFBUF_CSR .....412
W
WWDG_CFR .....903
WWDG_CR .....902
WWDG_SR .....903

IMPORTANT NOTICE – READ CAREFULLY

STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks . All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2025 STMicroelectronics – All rights reserved